



Layer Stack Legend

	Material	Layer	Thickness	Dielectric Material	Type	Gerber
		Top Overlay			Legend	GTO
	Surface Material	Top Solder	0.010mm	Solder Resist	Solder Mask	GTS
	PbSn	Top Surface Finish	0.020mm		Surface Finish	
	Copper	Top Layer	0.035mm		Signal	GTL
			1.530mm	FR-4 TG130	Dielectric	
	Copper	Bottom Layer	0.035mm		Signal	GBL
	PbSn	Bottom Surface Finish	0.020mm		Surface Finish	
	Surface Material	Bottom Solder	0.010mm	Solder Resist	Solder Mask	GBS
		Bottom Overlay			Legend	GBO
Total thickness: 1.660mm						

Board Shape



Drill View



Drill Table

Symbol	Count	Hole Size	Plated	Hole Type	Via / Pad	Template
○	59	0.30mm	Plated	Round	Via	v60h30
□	32	1.10mm	Plated	Round	Pad	c166h110p332
▽	4	1.57mm	Non-Plated	Round	Pad	c157hn157
	95 Total					

NOTES UNLESS OTHERWISE SPECIFIED:

1. ALL SPECIFICATIONS REFERENCED SHALL BE OF THE LATEST REVISION.
2. PCB VENDOR SHALL NOT MODIFY THE DESIGN OR APPROVED STACK-UP WITHOUT WRITTEN PERMISSION.
3. PCB SHALL BE FABRICATED IN ACCORDANCE WITH IPC-6012 CLASS 2.
4. BOARD IS VIEWED FROM PRIMARY SIDE (TOP LAYER). THE NUMBER OF CIRCUIT LAYERS IS 2 AND PCB THICKNESS IS 1.60mm±10%.
5. LAMINATE AND PREPREG SHALL BE IN ACCORDANCE WITH IPC-4101/126.
6. COPPER FOIL: REFER TO LAYER STACK-UP FOR CU THICKNESS DETAILS. ALL CU THICKNESSES ARE FINISHED AND INCLUDE BASE FOIL PLUS CU PLATING ON PLATED LAYERS.
7. SURFACE FINISH: REFER TO LAYER STACK-UP FOR SURFACE FINISH DETAILS. SURFACE FINISH SHALL BE IN ACCORDANCE WITH IPC-4554.
8. PCB COLOR IS MATTE BLACK AND SILKSCREEN COLOR IS WHITE. ALL VIAS ARE TENTED.
9. MARKINGS: PCB VENDOR MARKINGS AND DATE/LOG CODES SHALL BE LOCATED ON THE BOARD DRAWING AND SPECIFIED USING SILKSCREEN OR CU ETCH ON SECONDARY SIDE.
10. MINIMUM SOLDER MASK DAM IS 0.4mm. PCB VENDOR TO REMOVE SOLDER MASK DAMS LESS THAN 0.4mm.
11. MINIMUM DRILL HOLE SIZE IS 0.3mm.
12. MINIMUM TRACE WIDTH/SPACING IS 6/6mil.



PiDP-11 I/O Expander

Fabrication Drawing

Date: 9/1/2021 Time: 7:43 PM
File: PiDP11IOExpander_Fabrication.PCBDwf

Revision A

Sheet 1 of 1

Scale 2:1

USE OF THIS DESIGN IS GOVERNED BY A BSD-STYLE LICENSE THAT CAN BE FOUND IN THE LICENSE FILE



<https://github.com/sstallion/PCB-PiDP11IOExpander>